CMOS XnOR Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
-
Updated
Mar 15, 2026
#
cmosdesign
Here are 6 public repositories matching this topic...
CMOS NOR Gate design using Cadence Virtuoso including schematic design, simulation, layout implementation and verification (DRC, LVS, REX).
-
Updated
Mar 14, 2026
CMOS NAND Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
-
Updated
Mar 14, 2026
CMOS Half Adder design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
-
Updated
Mar 15, 2026
CMOS XOR Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
-
Updated
Mar 15, 2026
CMOS Full Adder design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
-
Updated
Mar 15, 2026
Improve this page
Add a description, image, and links to the cmosdesign topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the cmosdesign topic, visit your repo's landing page and select "manage topics."