CMOS NOR Gate design using Cadence Virtuoso including schematic design, simulation, layout implementation and verification (DRC, LVS, REX).
-
Updated
Mar 14, 2026
CMOS NOR Gate design using Cadence Virtuoso including schematic design, simulation, layout implementation and verification (DRC, LVS, REX).
Add a description, image, and links to the norgate topic page so that developers can more easily learn about it.
To associate your repository with the norgate topic, visit your repo's landing page and select "manage topics."