analoglayout

Here are 2 public repositories matching this topic...

CMOS Half Adder design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).

layout schematic rcx transient-analysis lvs halfadder drc cmosdesign analoglayout

CMOS Full Adder design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).

layout schematic fulladder rcx symbol transient-analysis lvs drc cmosdesign analoglayout

Add a description, image, and links to the analoglayout topic page so that developers can more easily learn about it.

To associate your repository with the analoglayout topic, visit your repo's landing page and select "manage topics."