Popular repositories Loading

1. ibex ibex Public

   Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

   SystemVerilog 1

2. sky130-sar-adc sky130-sar-adc Public

   Silicon-proven 12-bit fully-differential SAR-ADC in SKY130

   Verilog 1

3. sky130-delta-sigma-adc sky130-delta-sigma-adc Public

   12-bit 10-KSPS incremental delta-sigma ADC in SKY130

   Verilog 1

4. .github .github Public

5. ip-template ip-template Public template

6. opentitan-uart opentitan-uart Public

   OpenTitan UART IP - Full duplex serial communication peripheral with programmable baud rate, RX/TX buffers, and interrupt support

   SystemVerilog