Skip to content
View sohail103's full-sized avatar
  • Indian Institute of Information Technology, Design and Manufacturing Kancheepuram

Highlights

  • Pro

Block or report sohail103

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
sohail103/README.md

Sohail Raj Satapathy

Interests

  • Systems programming
  • Compiler infrastructure
  • Computer architecture
  • RISC-V ecosystem

Current work

  • Custom LLVM compiler backend for RISC-V targets
  • TUI to visualize nix package dependencies

Experience & skills

  • LLVM, C++, C, Python
  • RISC-V ISA, Verilog
  • Linux, low-level tooling

Resume

Pinned Loading

  1. llvm-project llvm-project Public

    Forked from llvm/llvm-project

    The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.

    LLVM

  2. BlackPillCDC_RvizVisualization BlackPillCDC_RvizVisualization Public

    ROS2 Humble package to parse and visualize IMU data from an STM32 and MPU6050 sensor streamed via USB CDC serial

    Python

  3. gameserver-attackdefense gameserver-attackdefense Public

    Python

  4. mpmc-course-project-final mpmc-course-project-final Public

    C

  5. RISCV-SingleCycleCore RISCV-SingleCycleCore Public

    Implementation of a RISC-V Single Cycle Core

    Verilog