Skip to content
View sjo99-kr's full-sized avatar

Block or report sjo99-kr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. CVA6-branch-predictor-extension CVA6-branch-predictor-extension Public

    Forked from openhwgroup/cva6

    Implementation of TAGE and GShare branch predictors for the CVA6 (Ariane) open-source RISC-V core.

    Assembly

  2. DDRMemoryController DDRMemoryController Public

    Multi-Channel DDR Memory Controller Design with BFM-Based Verification and UVM-Style Testbench

    Verilog 3 1

  3. 16x16_systolic-array-processor 16x16_systolic-array-processor Public

    systolic_array_processor for CNN, DNN, GEMM (16x16 PE array)

    Verilog 6 2

  4. Preprocessing_Accelerator_for_Frequency_domain_based_CNN_Models Preprocessing_Accelerator_for_Frequency_domain_based_CNN_Models Public

    Preprocessing_Accelerator for Frequency domain CNN model

    Verilog 1