WORKAROUND: arm64: dts: qcom: enable ethernet on the QPS615 switch for RB3Gen2, Lemans EVK, and Monaco EVK#335
Open
ayaan-anwar wants to merge 3 commits intoqualcomm-linux:qcom-6.18.yfrom
Open
Conversation
shashim-quic
requested changes
Mar 6, 2026
| bus-range = <0x5 0xff>; | ||
|
|
||
| pci@0,0 { | ||
| eth0_pci: pci@0,0 { |
Contributor
Author
There was a problem hiding this comment.
Sure, will remove the label and reference pcieport* in the new .dtsi files.
| }; | ||
|
|
||
| pci@0,1 { | ||
| eth1_pci: pci@0,1 { |
|
|
||
| #include <dt-bindings/interrupt-controller/irq.h> | ||
|
|
||
| ð0_pci { |
There was a problem hiding this comment.
I think you use node name directly and avoid adding labelling
| }; | ||
| }; | ||
|
|
||
| ð1_pci { |
|
|
||
| #include <dt-bindings/interrupt-controller/irq.h> | ||
|
|
||
| ð0_pci { |
| }; | ||
|
|
||
| pci@0,1 { | ||
| eth1_pci: pci@0,1 { |
| }; | ||
| }; | ||
|
|
||
| ð0_pci { |
| }; | ||
| }; | ||
|
|
||
| ð1_pci { |
| bus-range = <0x5 0xff>; | ||
|
|
||
| pci@0,0 { | ||
| eth0_pci: pci@0,0 { |
| }; | ||
|
|
||
| pci@0,1 { | ||
| eth1_pci: pci@0,1 { |
ayaan-anwar
force-pushed
the
qps615_dt
branch
2 times, most recently
from
aadfd71 to
302a456
Compare
Contributor
Author
|
Changes since the last review:
|
…switch Enable the 10GbE and 2.5GbE ethernet ports of the QPS615 PCIE switch. Signed-off-by: Mohd Ayaan Anwar <mohd.anwar@oss.qualcomm.com>
…15 switch Enable the 10GbE and 2.5GbE ethernet ports of the QPS615 PCIE switch. Signed-off-by: Mohd Ayaan Anwar <mohd.anwar@oss.qualcomm.com>
…15 switch Enable the 10GbE and 2.5GbE ethernet ports of the QPS615 PCIE switch. Signed-off-by: Mohd Ayaan Anwar <mohd.anwar@oss.qualcomm.com>
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This PR enables the 10GbE (AQR113C) and 2.5GbE (QCA8081) Ethernet ports of the QPS615 PCIe switch on three Qualcomm platforms: RB3Gen2, IQ 9075 EVK, and IQ 8275 EVK.
Each platform follows the same pattern:
eth0_pci:andeth1_pci:DT node labels to the existingpci@0,0andpci@0,1nodes insidepcie@3,0in the board's base DTS/DTSO*-qps615.dtsifile containing all QPS615-specific configuration (regulators, PHY reset GPIOs, WoL interrupt pinctrl, and IOMMU groups)Exception details: Until the QPS615 driver is upstreamed (third party ETA: end of 2026), an exception has been approved to include the driver and its devicetree entries as an out of tree DLKM only for QLI 2.0. (QLIJIRA-99, QLIJIRA-104).