Pinned Loading

1. fpga_life fpga_life Public

   Conway's game of life at 1 million FPS

   SystemVerilog 2

2. croc croc Public

   Forked from pulp-platform/croc

   forked tiny tapeout tracable riscV soc with build and sim environments. I've integrated a nist800-232 cipher adding control and dma in systemverilog with tests in C.

   SystemVerilog

3. FlatFury FlatFury Public

   PCIe fpga project on the LiteFury Xilinx Artix-7 fpga dev board, Verilog created from scratch with a simplified flat hierarchy using the AXI4 pcie core.

   Verilog

4. sha256-fpga sha256-fpga Public

   Set of increasing speed SHA2 hash designs fitting in an Altera 10M25 fpga. Measured 8 Mhz SHA2 double hashes. I can see the steps to get to peta/terra hash rate realm asics.

   SystemVerilog

5. CrossLink_LCD CrossLink_LCD Public

   Lattice FPGA verilog design using a CrossLink D-PHY cores for Mipi Dsi Tx of 2x4lane LCD display, total 8Gbps

   Verilog

6. launch_control_chip launch_control_chip Public

   A model rocket launch control chip in a 3mm x 3mm package. A better push button?